a₃

 a_2

 a_1

 $a_0 x$

Laboratory 3

(Due date: 002/003/008: Oct. 12th, 004/011/013/016: Oct. 13th, 005: Oct. 14th, 007: Oct. 15th, 012/014: Oct. 16th)

OBJECTIVES

- ✓ Use the Structural Description on VHDL.
- Test arithmetic circuits on an FPGA.


VHDL CODING


✓ Refer to the <u>Tutorial: VHDL for FPGAs</u> for a list of examples.

FIRST ACTIVITY (100/100)

DESIGN PROBLEM

The figure depicts a 2's complement array multiplier for two 4-bit signed numbers. It is based on the basic unsigned multiplier with some adjustments.





PROCEDURE

- Vivado: Complete the following steps:
 - ✓ Create a new Vivado Project. Select the corresponding Artix-7 FPGA device (e.g.: the XC7A50T-1CSG324 FPGA device for the Nexys A7-50T).
 - ✓ Write the VHDL code for this signed array multiplier. <u>Synthesize</u> your code.
 - Use the Structural Description: Create a separate .vhd file for the Full Adder, the Processing Unit (PU), the flipped Processing Unit (PUn) and the top file (Array Multiplier).
 - ✓ Write the VHDL testbench to test the circuit for all possible cases (256 cases). Use 'for loop'.
 - Perform Functional Simulation and Timing Simulation of your design. Demonstrate this to your TA.
 - Your simulation might need more time than Vivado Simulator's default (1 us). For example, to add 5 us, you can go to the TCL console and type: run 5 us.
 - Note that you can represent your data as signed (2C) integers (use Radix → Signed Decimal).

- ✓ I/O Assignment: Generate the XDC file associated with your board.
 - Suggestion:

Board pin names	SW7	SW6	SW5	SW4	SW3	SW2	SW1	SW0	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0
Signal names in code	Аз	A ₂	A ₁	Αo	Вз	B ₂	В1	Во	P7	P ₆	P ₅	P4	Рз	P ₂	P ₁	P ₀

- The board pin names are used by all the listed boards (Nexys A7-50T/A7-100T, Basys 3, Nexys 4/DDR). The I/Os listed here are all active high.
- ✓ Generate and download the bitstream on the FPGA and test. **Demonstrate this to your TA**.
- Submit (<u>as a .zip file</u>) the five generated files: VHDL code (4 files), VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.

TA signature:	Date: